

## VARIABLE GAIN AMPLIFIER

## FIELD OF THE INVENTION

The present invention relates to highly linear variable gain amplifiers having semiconductor element components, and particularly to variable gain amplifiers which are effective in realizing broadband wireless communication devices.

## BACKGROUND OF THE INVENTION

Broadband wireless communication devices such as a tuner used in television broadcasts via cable transmission or wireless transmission require a variable gain amplifier with high linearity (small distortion) to suppress intermodulation interference between different

channels in response to input of a strong signal. Conventional tuners made up of discrete parts have adopted an attenuator with highly linear PIN diode components to prevent entry of a strong signal into the amplifier and thus suppress an intermodulation interference signal. However, the PIN diodes cannot be formed on a common semiconductor integrated circuit such as a CMOS or bipolar semiconductor integrated circuit. Thus, in order to realize a wireless communication device on a semiconductor integrated circuit, a different type of variable gain amplifier is needed.

An example of such a variable gain amplifier is disclosed in USP 6,100,761 (*Highly Linear Variable-Gain Low Noise Amplifier*; issued August 8, 2000). This amplifier, as shown in Fig. 23, is provided with an NPN transconductance pair which includes transistors IQ1 and IQ2. To the collector of the transistors IQ1 and IQ2 is applied a power voltage  $V_c$  via a variable resistor  $1R_c$ , and the emitter is connected to a GND line via a variable resistor  $1R_e$ . The transistors IQ1 and IQ2 have  $IN+$  and  $IN-$  at their bases, respectively, and receive a bias voltage  $V_b$  via resistors  $1R_{b1}$  and  $1R_{b2}$ , respectively.

The gain of the amplifier is given by  $1R_c/(1/gm + 1R_e)$ , where  $gm$  is the transconductance of the transistors IQ1 and IQ2. This amplifier realizes variable gain

20252014782007

control by the circuit structure, as shown in Fig. 24, in which the variable resistor  $1R_E$  is configured with a resistor ladder of resistors  $R_{n1}$ ,  $R_{n2}$ ,  $R_{n3}$ , ..., and so on, and nMOS switches  $M_{n1}$ ,  $M_{n2}$ ,  $M_{n3}$ , ..., and so on, which are connected between the resistors. The nMOS switches  $M_{n1}$ ,  $M_{n2}$ ,  $M_{n3}$ , ..., and so on are switched open or closed by the respective voltages  $V_{n1}$ ,  $V_{n2}$ ,  $V_{n3}$ , ..., and so on received at the gates.

However, the foregoing amplifier has the following three problems.

Firstly, accurate designing of the resistor ladder requires a low ON resistance for the nMOS transistors switches  $M_{n1}$ ,  $M_{n2}$ ,  $M_{n3}$ , ..., and so on. However, in order to fabricate a switch with an ON resistance of  $1 \Omega$  using, for example, a standard CMOS process of  $0.25 \mu\text{m}$ , a gigantic transistor with a channel width of  $1000 \mu\text{m}$  will be required. The resistor ladder requires a plurality of such gigantic transistors. The result of this is an increased mount area.

Secondly, a change in resistance value of the variable resistor  $1R_E$  varies the value of the current in the circuit, which causes the operating point of the transistors to fluctuate. This fluctuation of the operating point is suppressed by the provision of an adjuster circuit of a bias voltage  $V_b$ , as shown in Fig.

2083204874001

25. In the adjuster circuit shown in Fig. 25, a resistor 5Rb is connected between the collector and base of a transistor 5Q1, and a variable resistor 5Re is provided between the emitter of the transistor 5Q1 and a GND line. Further, a bias current 5Ic is flown into the junction of the resistance 5Rb and the collector, and a voltage 5Vb at the collector is outputted as a bias voltage Vb via a buffer amplifier 501. However, because this adjuster circuit includes the resistor 5Rb, which is a replica of the resistor ladder, the mount area is again increased.

Thirdly, disregarding the bipolar transistors used in Fig. 23 and Fig. 25, the following considers a circuit which incorporates a MOS transistor, instead of the bipolar transistor, which can be provided by the CMOS process, which is less expensive than the BiCMOS process. Current I through the MOS transistor is given by

$$I = K \cdot (W/L) \cdot V_{od}^2 \quad \dots \quad (1).$$

Here, K is a process-dependent constant, W is the channel width of the transistor, and L is the channel length of the transistor. Further,  $V_{od} = V_{gs} - V_{th}$ , and  $V_{gs} = V_g - V_s$ , where  $V_g$  is the gate voltage,  $V_s$  the source voltage, and  $V_{th}$  the threshold voltage of the transistor. According to this arrangement, voltage  $V_{od}$  does not change even when the resistance value of the variable resistor 1Re is varied to reduce gain, because

the adjuster circuit of a bias voltage  $V_b$  operates to flow a constant current.

Incidentally, *RF Linearity of Short-Channel MOSFETs*, Theerachet Soorapanth and Thomas H. Lee, First International Workshop on Design of Mixed-Mode Integrated Circuits and Applications, Cancun, Mexico, July, 28 - 30, 1997, pp. 81 - 84 teaches the concept of IIP3 (third-order Input Intercept Point), which is an index of third-order distortion component of the circuit, and is an input value at which the third-order intermodulation component in response to a two-tone input takes the value of the first-order component. Fig. 5 of this publication indicates that the IIP3 of the MOS transistor is determined by the value of  $V_{od}$ . Therefore, the IIP3 will not change even when the gain of the amplifier is changed by varying the resistance value of the variable resistor  $R_E$ .

#### SUMMARY OF THE INVENTION

It is an object of the present invention to provide variable gain amplifiers with a small mount area, which are operable to compensate for a decrease of a gain by an increase of an IIP3.

In order to achieve this object, a variable gain amplifier of the present invention includes: an

amplifying transistor which amplifies an input signal; and a current path control section which controls a size of the amplifying transistor and a path of a current through the amplifying transistor.

According to this arrangement, when the size (W/L) of the amplifying transistor is decreased or increased under constant current maintained by the current path control section, the IIP3, which is an index of linearity, is increased or decreased, and the gain is decreased or increased. This solves the problem of the variable gain amplifier of a CMOS structure, in which a decrease of the gain is not accompanied by an increase of the IIP3. Further, the resistor ladder, which was conventionally required to vary gain, will not be required. Accordingly, there will not be required a large switch used to lower ON resistance of the switch in the resistor ladder. As a result, it is possible to provide variable gain amplifiers with a small mount area, capable of compensating for a decrease of the gain by an increase of the IIP3.

A variable gain amplifier underlying the present invention preferably has an arrangement in which the current path control section includes a current control transistor which controls a current flow through the amplifying transistor, and includes: a plurality of unit

4752074 2025 RELEASE UNDER E.O. 14176

circuits which are disposed parallel to one another, each having the amplifying transistor and the current control transistor, the unit circuits being connected to one another through signal inputs and signal outputs of the unit circuits.

With this arrangement, by the control of the current control transistor, the current flow through the amplifying transistor can be independently controlled. For example, a current flow into the amplifying transistor of one of the unit circuits can be cut off to disable the amplifying transistor of this unit circuit, so that the amplifying transistor does not contribute to amplification of the input signal. This enables a size of the amplifying transistor to be controlled per unit circuit.

For a fuller understanding of the nature and advantages of the invention, reference should be made to the ensuing detailed description taken in conjunction with the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram showing a basic configuration of variable gain amplifiers according to embodiments of the present invention.

Fig. 2 is a circuit diagram showing a

400057487507208320

configuration of a variable gain amplifier according to the First Embodiment of the present invention.

Fig. 3(a) is a circuit diagram showing a configuration of a variable gain amplifier according to the Second Embodiment of the present invention.

Fig. 3(b) is a circuit diagram showing a configuration of a current control switch in the variable gain amplifier of Fig. 3(a).

Fig. 4 is a circuit diagram showing a configuration of a variable gain amplifier according to a modification example of the Second Embodiment of the present invention.

Fig. 5 is a circuit diagram showing a configuration of another variable gain amplifier according to the modification example of the Second Embodiment of the present invention.

Fig. 6 is a circuit diagram showing a configuration of yet another variable gain amplifier of the modification example of the Second Embodiment of the present invention.

Fig. 7 is a circuit diagram showing a specific configuration of the variable gain amplifier of Fig. 6.

Fig. 8 is a circuit diagram showing a configuration of a variable gain amplifier according to the Third Embodiment of the present invention.

Fig. 9(a) is a graph showing how the number of unit circuits is related to gain and IIP3 in the variable gain amplifier of Fig. 8.

Fig. 9(b) is a graph showing how the gain and IIP3 are related to each other in the variable gain amplifier of Fig. 8.

Fig. 10 is a circuit diagram showing a configuration of a variable gain amplifier according to the Fourth Embodiment of the present invention.

Fig. 11 is a circuit diagram showing a configuration of a variable gain amplifier according to the Fifth Embodiment of the present invention.

Fig. 12 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 2 are realized by differential transistors.

Fig. 13 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 3(a) are realized by differential transistors.

Fig. 14 is a circuit diagram showing a

configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 4 are realized by differential transistors.

Fig. 15 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 5 are realized by differential transistors.

Fig. 16 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 6 are realized by differential transistors.

Fig. 17 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 7 are realized by differential transistors.

Fig. 18 is a circuit diagram showing a configuration of a variable gain amplifier according to

the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 8 are realized by differential transistors.

Fig. 19 is a circuit diagram showing a configuration of a variable gain amplifier according to the Sixth Embodiment of the present invention, in which signal input transistors of all unit circuits of the variable gain amplifier of Fig. 10 are realized by differential transistors.

Fig. 20 is a circuit diagram showing a configuration of a variable gain mixer using differential transistors according to the Seventh Embodiment of the present invention.

Fig. 21 is a circuit diagram showing a configuration of a variable gain mixer using differential transistors according to the Eighth Embodiment of the present invention.

Fig. 22(a) is a circuit diagram showing a configuration of a variable impedance current mirror circuit according to the Ninth Embodiment of the present invention.

Fig. 22(b) is a circuit diagram showing a configuration of a variable gain amplifier with the variable impedance current mirror circuit.

Fig. 23 is a circuit diagram showing a configuration of a conventional variable gain amplifier.

Fig. 24 is a circuit diagram showing a configuration of variable resistors in the variable gain amplifier of Fig. 23.

Fig. 25 is a circuit diagram showing a configuration of a bias voltage adjuster circuit in the variable gain amplifier of Fig. 23.

Fig. 26 is a circuit diagram showing a configuration of a variable gain amplifier according to the Tenth Embodiment of the present invention, which is provided with a common current source connected to current control transistors of the variable gain amplifier of Fig. 2.

## DESCRIPTION OF THE EMBODIMENTS

The following will describe embodiments of the present invention with reference to Fig. 1 through Fig. 22, and Fig. 26.

First, the underlying principle of a variable gain amplifier according to the present embodiment will be explained.

As shown in Fig. 1, the variable gain amplifier includes an amplifying transistor section Q and a

current path control circuit C. The current path control circuit C (current path control section) controls a path of the current which flows through the amplifying transistor section Q, so as to control a size of transistors making up the amplifying transistor section Q, an IIP3, and a gain.

From Equation (1), voltage Vod which determines the IIP3 of the MOS transistor can be given by

$$V_{od} = \{I / (K \cdot W / L)\}^{1/2} \quad \dots (2).$$

The transconductance gm which determines the gain of the MOS transistor can be determined by differentiating Equation (1) as follows

$$g_m = 2 \cdot K \cdot (W / L) \cdot V_{od} = 2 \cdot \{I \cdot K \cdot W / L\}^{1/2} \quad \dots (3).$$

It can be seen from Equation (2) and Equation (3) that the voltage Vod or IIP3 is increased or decreased, and the transconductance gm or gain is decreased or increased, when the size W/L of the transistor is decreased or increased by the current control circuit C under current I held at a constant value. The variable gain amplifier of the present invention utilizes this phenomenon to increase or decrease the IIP3, or decrease or increase the gain, by making size W/L of the transistor smaller or larger under constant current I flowing through the amplifying transistor.

Now, specific configurations of the variable gain

20201118160000

amplifier will be described below in accordance with the embodiments of the present invention. Note that, those constituting elements which are common throughout the embodiments are indicated by the same reference numerals.

### [First Embodiment]

A variable gain amplifier according to this embodiment, as shown in Fig. 2, includes a plurality of unit circuits 1, each having a signal input transistor 11 (amplifying transistor) and a current control transistor 12. In the unit circuit 1, the source of the signal input transistor 11 is connected to the drain of the current control transistor 12, and the signal from the drain of the signal input transistor 11 becomes the output of the circuit. The plurality of unit circuits 1 are disposed in parallel, and are connected to one another through the inputs (gate of the signal input transistor 11) and outputs of a signal, so as to make up a variable transconductance (voltage current gain) circuit with a plurality of control inputs.

In the variable transconductance circuit having such a configuration, the current through each unit circuit 1 (signal input transistor 11) can be independently controlled by controlling the gate voltage of the current control transistor 12. More

specifically, a current flow into the unit circuit 1 can be cut off by feeding a power voltage of one level (low potential power voltage), for example, a ground voltage in the case of the nMOS transistor, or a power voltage (high potential power voltage) in the case of the pMOS transistor, to the gate of the current control transistor 12. That is, the signal input transistor 11 of the unit circuit 1 does not contribute to the amplification of the input signal, which enables the actual size of the signal input transistor 11 to be controlled per unit circuit 1. Evidently, the size of the signal input transistors 11 may be different across the unit circuits 1, as will be described later.

In the foregoing configuration, the size W/L of the input signal transistors 11 can be controlled when the transistors of the unit circuits 1 have a common gate length L.

[Second Embodiment]

A variable gain amplifier according to this embodiment, as shown in Fig. 3(a), includes a plurality of unit circuits 2, each having a current control switch 13 in addition to the structure of the unit circuit 1 of the variable gain amplifier of Fig. 2. The current control switch 13 (switch control circuit) is operable to select a current control voltage  $V_{ctrl}$  or

Vcnt2 in accordance with a switch control signal B, so as to feed it as a gate voltage (operation control voltage) to the gate (input section) of the current control transistor 12. The switch control signal B is a digital signal of multiple bits  $b_0, b_1, \dots, b_k$  (where  $k$  is an integer of not less than 0) which are respectively inputted to the unit circuits 2.

Under normal operating conditions, the switch control signal B is generated in accordance with the input signal or output signal, so that the signal level of the output becomes constant.

Note that, the configuration shown in Fig. 3(a) indicates the case where two current control voltages Vcnt1 and Vcnt2 are switched; however, three or more current control voltages may be used as well.

This logic control makes it possible to control (1) a size of the signal input transistors 11 which contribute to current amplification and (2) a current flow through the unit circuits 2, thereby enabling more accurate control. For example, when  $B = 0$ , i.e., when  $b_0, b_1, \dots, b_k$  are all 0, all the transistors become OFF to prevent output current flow. When any of  $b_0, b_1, \dots, b_k$  is 1, the current control transistor 12 of the unit circuit 2 which receives this input comes into operation. Further, when  $b_0, b_1, \dots, b_k$  are all 1, the

current through the current control transistors 12 becomes maximum.

More specifically, the current control switch 13 includes, for example, as shown in Fig. 3(b), transfer gates 13a and 13b, and an inverter 13c. The transfer gate 13a has a pMOS transistor pQ1 and an nMOS transistor nQ1 which are connected to each other in parallel. The transfer gate 13b has a pMOS transistor pQ2 and an nMOS transistor nQ2 which are connected to each other in parallel. The inverter 13c has a pMOS transistor pQ3 and an nMOS transistor nQ3 which are connected to each other in series.

The bit  $b_n$  ( $n = 0, 1, \dots, k$ ) of the switch control signal B is inputted to the gate of the pMOS transistors pQ2 and pQ3 and nMOS transistors nQ1 and nQ3. Further, the junction in the drain path of the pMOS transistor pQ3 and nMOS transistor nQ3 is connected to the gate of the pMOS transistor pQ1 and nMOS transistor nQ2.

In the current control switch 13 having the foregoing configuration, the value of bit  $b_n$  is directly inputted to the gate of the nMOS transistor nQ1 and pMOS transistor pQ2, and to the gate of the pMOS transistor pQ1 and nMOS transistor nQ2 by being inverted through the inverter 13c. In response, either

the transfer gate 13a or 13b opens according to the binary value of the bit  $b_n$  to output the current control voltage  $V_{cnt1}$  or  $V_{cnt2}$ .

In the configuration of Fig. 3(a), the current control voltages  $V_{cnt1}$  and  $V_{cnt2}$  may be set differently for each unit circuit 2 so that the size of the signal input transistors 11 and the current flow through the unit circuits 2 can be independently controlled for each unit circuit 2.

Further, as shown in Fig. 4, common current control voltages  $V_{cnt1}$  and  $V_{cnt2}$  may be used for the unit circuits 2. In such a configuration, since only two current control voltages  $V_{cnt1}$  and  $V_{cnt2}$  are used, a less number of voltages are required. This makes it easier to control the current flow through the signal input transistors 11.

For example, the configuration shown in Fig. 5 is provided with a control voltage generator 31 which varies the level of the current control voltages  $V_{cnt1}$  and  $V_{cnt2}$ . The control voltage generator 31 controls the level of the current control voltages  $V_{cnt1}$  and  $V_{cnt2}$  in accordance with the value of bit  $b_n$  of the switch control signal B. That is, the level of the current control voltages  $V_{cnt1}$  and  $V_{cnt2}$  is varied according to the value of bit  $b_n$ , so as to vary a size

of the signal input transistors 11 which contribute to amplification, and control a current flow through the signal input transistors 11.

Further, in the configuration shown in Fig. 6, which is a modification of Fig. 5, the current control voltage Vcnt2 (or Vcnt1) is fixed at one level of power voltage Vss (low potential level, e.g., a ground voltage) which cuts the current flow into the signal input transistors 11.

In this configuration, the current flow through the signal input transistors 11 which became smaller in size by the absence of inflow current can be maintained at a constant level by controlling the current control voltage Vcnt1 (or Vcnt2) in such a manner that the difference from the power voltage Vss of the level to cut the current becomes greater. Further, the control voltage generator 31 is also operable to carry out the control of varying the current control voltage Vcnt1 (or Vcnt2) according to the number of unit circuits 2 which do not have a current supply, so as to maintain the total current flow through the other unit circuits 2 at a constant level.

The configuration of Fig. 7, which is one concrete example of Fig. 6, is provided with a DA convertor 32 as the control voltage generator 31. The DA convertor

32 converts the input digital signal (switch control signal B) into an analog signal so as to generate the current control voltage  $V_{cnt1}$ .

[Third Embodiment]

As shown in Fig. 8, a variable gain amplifier according to this embodiment is configured to realize the functions of the variable gain amplifiers of the Fig. 4 through Fig. 7 with a simple structure, using a MOS transistor. Specifically, the variable gain amplifier includes, instead of the unit circuits 2, a plurality of unit circuits 3, each having a current control transistor 14 (auxiliary current control transistor) and a current source 15, in addition to the configuration of the unit circuit 2.

The unit circuits 3, as with the unit circuits 2, are disposed in parallel, and are connected to one another through the signal inputs and signal outputs.

The source of the signal input transistor 11 is connected to the drain of the current control transistor 12, and the gate of the current control transistor 12 is connected to the gate of the current control transistor 14 and to the output terminal of the current control switch 13. One input terminal of the current control switch 13 is connected to the power voltage  $V_{ss}$ , and the other input terminal of the

current control switch 13 is connected to the drain of the current control transistor 14. Further, the drain of the current control transistor 14 of each unit circuit 3 is connected to the current source 15 which supplies a current of a constant current value  $I$ .

In the variable gain amplifier having the foregoing configuration, the current control transistors 12 and 14 in each unit circuit 3 make up a current mirror, and therefore the current control transistors 12 and 14 become ON/OFF all in the same manner, regardless of the digital input value of the switch control signal B (except for the case where all bits are 0). Thus, the current through the signal input transistor 11 is maintained at the current value  $I$  of the current source 15, regardless of the size of the signal input transistor 11. Accordingly, when the size of the signal input transistor 11 becomes smaller and a gain is reduced, the voltage  $V_{od}$  and  $IIP3$  are increased.

Fig. 9(a) and Fig. 9(b) show a result of simulation of this behavior. This simulation used 64 unit circuits 3 which were connected in parallel and had the signal input transistors 11, current control transistors 12, and current control transistors 14, all of the size  $W = 10 \mu\text{m}$  and  $L = 0.24 \mu\text{m}$ .

Fig. 9(a) is a graph which shows how the gain and IIP3 change when the number of unit circuits 3 (size of transistors) which contribute to amplification is increased from 2, 4, 8, 16, 32, to 64, where the number of unit circuits 3 is represented in a Log scale on the horizontal axis. It can be seen from the graph that the gain increases and the IIP3 decreases as the number of unit circuits 3 is increased. Fig. 9(b) is a plot of IIP3 and gain, where IIP3 and gain are represented by the vertical axis and horizontal axis, respectively. It can be seen from the graph of Fig. 9(b) that the IIP3 increases as the gain decreases.

Note that, the graph of Fig. 9(a) indicates that the gain characteristics and IIP3 characteristics change almost linearly when the size of the transistors which contribute to amplification is increased by a factor of power.

[Fourth Embodiment]

A variable gain amplifier of this embodiment is adapted to have a configuration, as shown in Fig. 10, in which the output of the variable gain amplifier shown in Fig. 7 is connected to the other power source via a load impedance 16. This power source generates a power voltage  $V_{CC}$  (high potential power voltage), by which the output current is converted to a voltage.

That is, a variable gain amplifier of a voltage-input and voltage-output type is realized.

Note that, such a configuration is applicable to not only the variable gain amplifier of Fig. 7 but also to the variable gain amplifiers of Fig. 1 through Fig. 6, and Fig. 8 as well.

[Fifth Embodiment]

A variable gain amplifier according to this embodiment is configured so that, as shown in Fig. 11, the output of the variable gain amplifier of Fig. 7 is connected to two load impedances 18 and 19 via a transistor differential pair 17, and eventually to the lines of power voltages  $V_{CC}$ . The transistor differential pair 17 is made up of transistors 17a and 17b which receive oscillation signals  $V_{LO}$ , which are  $180^\circ$  out of phase from each other, respectively at their gates. This configuration realizes a mixer with a variable gain control function.

By integrating the amplifier and the mixer as in the present embodiment, instead of providing them in a cascade connection as usually done, there will be only one voltage/current conversion site at which linearity of the circuit deteriorates. Therefore, with the configuration of the present embodiment, linearity of the circuit can be readily improved.

Note that, the foregoing configuration is applicable not only to the variable gain amplifier of Fig. 7 but also to the variable gain amplifiers of Fig. 1 through Fig. 6, and Fig. 8.

Further, the variable gain amplifier of the present embodiment may be provided with another transistor differential pair, similar to and in addition to the transistor differential pair 17, so as to have a configuration with transistor differential pairs 20 and 22 (see Fig. 21) according to the Eighth Embodiment which is to be described later. In such a configuration, the source of the additional transistor differential pair is connected to the output of the variable gain amplifier, and the differential outputs of the additional transistor differential pair are connected to two different load impedances (e.g., load impedances 24 and 25 in Fig. 21), respectively. Further, one transistor differential pair receives an oscillation signal (e.g., oscillation signal  $V_{LoI}$ ) similar to the oscillation signal  $V_{Lo}$ , while the other transistor differential pair receives an oscillation signal (e.g., oscillation signal  $V_{LoQ}$ ) which is 90° out of phase from the other oscillation signal.

In this configuration, one transistor differential pair outputs a signal of a certain component, while the

other transistor differential pair outputs a signal of a component which is 90° out of phase from the other, thus realizing a mixer with the variable gain control function, capable of outputting two different signal components.

[Sixth Embodiment]

In the variable gain amplifiers of the First through Fifth Embodiments, the input and output signals are not fully differential signals. The present embodiment provides a circuit which produces fully differential signals for the input and output signals, so as to provide a circuit which is highly resistant to fluctuation of power voltage or ground voltage.

Fig. 12 through Fig. 19 show variable gain amplifiers, analogous to the variable gain amplifiers of Fig. 2 through Fig. 8, and Fig. 10, respectively, which are configured to have fully differential input and output. More specifically, the variable gain amplifiers of Fig. 12 through Fig. 19 have a differential pair of signal input transistors 11a and 11b, instead of the signal input transistor 11.

As a representative example of the variable gain amplifiers of the present embodiment, the following describes a configuration as shown in Fig. 18 (analogous to the variable gain amplifier of Fig. 8).

2025 RELEASE UNDER E.O. 14176

In the configuration shown in Fig. 18, the source of the signal input transistors 11a and 11b is connected to the drain of the current control transistor 12, and the gate of the current control transistor 12 is connected to the gate of the current control transistor 14 and to the output terminal of the current control switch 13. One input terminal of the current control switch 13 receives the power voltage  $V_{SS}$ , and the other input terminal is connected to the drain of the current control transistor 14. Further, the drain of the current control transistor 14 of each unit circuit 3 is connected to the current source 15.

The unit circuits 3 are connected to one another through their differential signal inputs and differential signal outputs. That is, the signal input transistors 11a and the signal input transistors 11b are respectively connected to one another in the gate path to make up the differential signal inputs. Similarly, the signal input transistors 11a and the signal input transistors 11b are respectively connected to one another in the drain path to make up the differential signal outputs.

In this configuration, the current control transistors 12 and 14 become ON/OFF all in the same manner across the unit circuits 3, regardless of the

digital input value of the switch control signal B (except for the case where all bits are 0). Thus, the current through the signal input transistors 11a and 11b is maintained at the current value  $I$  of the current source 15, regardless of the size of the signal input transistors 11a or 11b. As a result, a variable gain amplifier with fully differential input and output can be realized, in which the voltage  $V_{od}$  and  $I_{IP3}$  are increased when the size of the signal input transistor 11a or 11b becomes smaller and a gain is reduced.

[Seventh Embodiment]

A variable gain mixer according to this embodiment is configured based on the differential variable gain amplifiers of Fig. 12 through Fig. 18. As a representative example of the present embodiment, the following describes a configuration based on the differential variable gain amplifier of Fig. 17.

A variable gain mixer as shown in Fig. 20 is configured to additionally include transistor differential pairs 20 and 21 and load impedances 18 and 19 in the configuration of the variable gain amplifier of Fig. 17.

The transistor differential pair 20 (first transistor differential pair) is made up of transistors 20a and 20b which are connected to each other in

2023207673007

parallel. The transistor differential pair 21 (second transistor differential pair) is made up of transistors 21a and 21b which are connected to each other in parallel. The source of the transistor differential pairs 20 and 21 is connected to the output (drain) of the transistors 11a and 11b, which are differential outputs of each unit circuit 2. The transistor differential pair 20 and the transistor differential pair 21 are connected to each other through their differential inputs. More specifically, the transistors 20a and 21b are connected to each other in the gate path, and the transistors 20b and 21a are connected to each other in the gate path. Further, their junctions receive oscillation signals  $V_{lo}$  which are  $180^\circ$  out of phase from each other, respectively.

Further, the differential outputs of the transistor differential pairs 20 and 21 are cross-connected. More specifically, the output of the transistor 20a is connected to the output of the transistor 21a, and the output of the transistor 20b is connected to the output of the transistor 21b. Further, the outputs of the transistors 20a and 21a are connected to the line of the power voltage  $V_{cc}$  via the load impedance 19, and the outputs of the transistors 20b and 21b are connected to the line of the power

20822048878007

voltage  $V_{CC}$  via the load impedance 18.

By integrating the amplifier and the mixer as in the present embodiment, instead of providing them in a cascade connection as usually done, there will be only one voltage/current conversion site at which linearity of the circuit deteriorates. Therefore, with the configuration of the present embodiment, linearity of the circuit can be readily improved.

Note that, the foregoing configuration is applicable not only to the variable gain amplifier of Fig. 17 but also to the variable gain amplifiers of Fig. 12 through Fig. 16, and Fig. 18.

[Eighth Embodiment]

As shown in Fig. 21, a variable gain mixer according to this embodiment is configured based on the fully differential variable gain amplifiers of Fig. 12 through Fig. 18. The variable gain mixer of the present embodiment is a mixer with a variable gain control function which is required for a receiver in wireless communications to extract signal components that are  $90^\circ$  out of phase from each other. As a representative example of the present embodiment, the following describes a configuration based on the differential variable gain amplifier of Fig. 17.

A variable gain mixer as shown in Fig. 21

2023-07-18 10:00:00

includes, in addition to the configuration of the variable gain amplifier of Fig. 17, transistor differential pairs 20 through 23, and load impedances 18, 19, 24, and 25.

The differential outputs of the unit circuit 2 are connected to the transistor differential pairs 20 and 21, and the transistor differential pairs 20 and 21 are connected to each other, and to the load impedances 18 and 19, all in the same manner as in the variable gain mixer (Fig. 20) described in the Seventh Embodiment. Further, the differential inputs of the transistor differential pairs 20 and 21 receive oscillation signals  $V_{LoI}$  (first oscillation signals) which are  $180^\circ$  out of phase from each other, as with the oscillation signals  $V_{Lo}$ .

Further, the transistor differential pair 22 (third transistor differential pair) is made up of transistors 22a and 22b which are connected to each other in parallel, and the transistor differential pair 23 (fourth transistor differential pair) is made up of transistors 23a and 23b which are connected to each other in parallel. The transistor differential pairs 22 and 23 are connected to the outputs of the transistors 11a and 11b, respectively, which are differential outputs of the unit circuit 2. The transistor

2025074795007

differential pair 22 and the transistor differential pairs 23 are connected to each other through the differential inputs. More specifically, the transistors 22a and 23b are connected to each other in the gate path, and the transistors 22b and 23a are connected to each other in the gate path. Further, their junctions receive an oscillation signal  $V_{L0}Q$  (second oscillation signal) which is  $90^\circ$  out of phase from the oscillation signal  $V_{L0}I$ .

Further, the differential outputs of the transistor differential pairs 22 and 23 are cross-connected. More specifically, the output of the transistor 22a is connected to the output of the transistor 23a, and the output of the transistor 22b is connected to the output of the transistor 23a. Further, the outputs of the transistors 22a and 23a are connected to the line of power voltage  $V_{CC}$  via the load impedance 25, and the outputs of the transistors 22b and 23b are connected to the line of power voltage  $V_{CC}$  via the load impedance 24.

In this configuration, the first and second outputs have signal components which are  $90^\circ$  out of phase from each other, thus realizing a mixer with the variable gain control function, capable of outputting two different signal components.

According to this configuration, as in the foregoing embodiments, because the cascade connection of the amplifier and mixer is integrated, there is only one voltage/current conversion site, at which linearity of the circuit usually deteriorates. Therefore, with the configuration of the present embodiment, linearity of the circuit can be readily improved.

Note that, the foregoing configuration is applicable not only to the variable gain amplifier of Fig. 17 but also to the variable gain amplifiers of Fig. 12 through Fig. 16, and Fig. 18.

[Ninth Embodiment]

In the variable gain amplifier of Fig. 8 according to the Third Embodiment,  $V_{od}$  increases when the signal input transistor is reduced in size under constant current value. That is, the source voltage of the signal input transistor 11 approaches a level of power voltage  $V_{ss}$  which cuts off a current flow into the current control transistor 12. As a result, the drain-source voltage  $V_{ds} = V_d - V_s$  (where  $V_d$  is a drain voltage, and  $V_s$  is a source voltage) of the corresponding current control transistor 12 is decreased. Thus, when the current control transistor 12 is too small relative to the current value of the current source 15, the current control transistor 12

operates in the linear region of its characteristics, with the result that the amount of current copied from the current control transistor 14 to the current control transistor 12 is reduced.

Such a drawback can be overcome by the control of increasing the size of the current control transistor 12, when the size of the signal input transistor 11 is small, so that a sufficient current flow can be ensured even when the drain-source voltage  $V_{ds}$  is low. The circuit shown in Fig. 22(a) is a variable impedance current mirror circuit 4 which has such a control function based on the configuration of Fig. 8.

The variable impedance current mirror circuit 4 includes a plurality of unit current mirror circuits 5 which are disposed in parallel. The unit current mirror circuits 5 are connected to one another through the current inputs and current outputs. Further, each unit current mirror circuit 5 has the current control transistors 12 and 14, and the current control switch 13.

The gate of the current control transistor 12 (first transistor) is connected to the gate of the current control transistor 14 (second transistor) and to the output terminal of the current control switch 13. One input terminal of the current control switch 13

4004544-20200706

receives the power voltage  $V_{SS}$ , and the other input terminal of the current control switch 13 is connected to the drain of the current control transistor 14. Further, the drains of the current control transistors 14 of the unit current mirror circuits 5 are connected to the line of current input, while the drains of the current control transistors 12 of the unit current mirror circuits 5 are connected to the line of current output.

The variable impedance current mirror circuit 4 having the foregoing configuration is capable of varying the size (impedance) of the current mirror transistors (current control transistors 12 and 14) by controlling the value of the switch control signal  $B$  ( $B = b_0, b_1, \dots, b_k$ , where  $k$  is an integer of not less than 0). For example, when  $B = 0$ , i.e., when  $b_0, b_1, \dots, b_k$  are all 0, all the transistors will become OFF, and there will be no output current flow. When any of  $b_0, b_1, \dots, b_k$  is 1, the variable impedance current mirror circuit 4 comes into operation as a current mirror. Further, when  $b_0, b_1, \dots, b_k$  are all 1, the size of the current mirror transistors becomes maximum and the output impedance becomes minimum.

A variable gain amplifier shown in Fig. 22(b) has a plurality of unit circuits 6, each with the variable

impedance current mirror circuit 4. The unit circuits 6 are disposed in parallel but not necessarily uniform in structure. Further, the unit circuits 6 have current inputs which are connected to the current source 15, and are connected to one another through the signal inputs and signal outputs. In the unit circuit 6, the current output of the variable impedance current mirror circuit 4 is connected to the source of the signal input transistor 11.

In the variable gain amplifier having the foregoing configuration, as in the Third Embodiment, the values of the switch control signals  $B_0, B_1, \dots, B_n$  are controlled to control a size of the signal input transistors 11 for amplification. In addition, when the size of the signal input transistor 11 is reduced, the variable gain amplifier carries out the control of increasing the size of the transistor of the variable impedance current mirror circuit 4 being conducted, so as to lower impedance. This solves the problem of reduced amount of current copied to the current control transistor 12 from the current control transistor 14.

Note that, even though the foregoing explanation of the present embodiment was based on the circuit of Fig. 8, it is also possible to replace the current control transistor 12 in the circuits of Fig. 2 through

卷之三

Fig. 7, and Fig. 10 through Fig. 21 with the corresponding part of the variable impedance current mirror circuit 4 of Fig. 22(a). With the variable gain amplifier of such a configuration, it is possible to prevent the current control transistor 12 from operating in the linear region of its characteristics, thereby widening the operating range of the current control transistor 12.

[Tenth Embodiment]

As shown in Fig. 26, a variable gain amplifier according to the present embodiment has a configuration based on the variable gain amplifier of Fig. 2, wherein the drains of the current control transistors 12 of the unit circuits 1 are connected to a common current source 26 which supplies a current of constant value  $I$ .

In a variable gain amplifier having such a configuration, the current through the signal input transistors 11 is always held at the constant value  $I$  of the current source 26, regardless of the ON/OFF state of the current control transistors 12 (except for the case where all the transistors are OFF). Thus, when the number of OFF unit circuits is increased under constant current value of the current source 26, the size of the signal input transistors 11 becomes smaller to cause the gain to decrease and IIP3 to increase.

Note that, the configuration in which the drains of the current control transistors 12 of the unit circuits 1 are connected to the common current source 26 is applicable to the variable gain amplifiers of Fig. 3(a), Fig. 4 through Fig. 7, Fig. 10 through Fig. 17, and Fig. 19 through Fig. 21.

[Eleventh Embodiment]

A variable gain amplifier according to the present embodiment is configured so that the size of signal input transistors 11 of the unit circuits becomes a progression of differences of geometric progressions, so that the displayed decibel value of the gain characteristics and IIP3 characteristics changes linearly as a function of the number of ON unit circuits.

The following explains a specific example of such a configuration based on the circuit of Fig. 8. The gain of this variable gain amplifier is controlled by the switch control signal  $B = (b_0, b_1, \dots, b_k)$ .

Here, it is assumed that the gain is controlled at  $k$  levels. The gain becomes minimum when  $B = (1, 0, \dots, 0)$ , i.e., when  $b_0 = 1$ , and when the other bits  $b_1, \dots, b_k$  are all 0. The gain is second to minimum when  $B = (1, 1, 0, \dots, 0)$ , i.e., when  $b_0 = 1$  and  $b_1 = 1$  and the other bits  $b_2, \dots, b_k$  are all 0. In this manner, the

gain increases as the number of bits  $b_0, b_1, \dots, b_k$  with the value "1" is successively increased from  $b_0$ , and therefore the gain becomes maximum when  $B = (1, 1, \dots, 1)$ , i.e., when  $b_0, b_1, \dots, b_k$  are all 1.

It is also assumed here that the channel width of the signal input transistor 11 of the unit circuit 3 corresponding to a bit (switch control signal)  $b_i$  is  $w_i$ , and the channel width of the signal input transistors 11 with the gain of  $i$  levels (when all the current control transistors 12 of  $i = 0$  to  $k$  are ON) is  $W_i$ .

From this it follows that

$$W_i = w_0 + w_1 + \dots + w_i \quad \dots \quad (4)$$

where  $i = 0, 1, \dots, k$ .

Here, constant  $R$  is defined as follows:

$$R = (W_k/W_0)^{1/k}.$$

Further, the channel width  $w_i$  of the signal input transistor 11 of the unit circuit 3 corresponding to a control signal  $b_i$  is defined in such a manner that it becomes a progression of differences of geometric progression  $W_0 \times R^i$  and geometric progression  $W_0 \times R^{(i-1)}$ ,

$$w_i = W_0 \times R^i - W_0 \times R^{(i-1)} \quad \dots \quad (5),$$

where constant  $R$  is a common ratio, and  $i = 1, \dots, k$ .

Then, from Equation (4) and Equation (5), the

following Equation (6) is established

$$W_i = W_0 \times R^i \quad \dots (6),$$

where  $i = 0, 1, \dots, k$ . That is, it can be seen that the channel width  $W_i$ , which is the sum of channel widths  $w_i$  of the signal input transistors  $11$  with the gain of  $i$  levels, is a geometric progression with a common ratio  $R$ . Further, since the gain is proportional to the power of  $W_i$ , Equation (6) indicates that the gain is linearly dependent on  $i$  in a decibel scale (logarithmic scale).

In reality, from Equation (3), the gain (transconductance  $g_m$ ) is proportional to the inverse square of  $W_i$ . Thus, from Equation (6), the following Equation (7) can be obtained.

$$W_i^{1/2} = W_0^{1/2} \times R^{i/2} \quad \dots (7).$$

If logarithm of Equation (7) is taken for a decibel scale, the right-hand side of the equation becomes

$$1/2 \times \log(W_0) + i \times 1/2 \times \log(R).$$

This is a linear function of  $i$ , and therefore shows that the decibel value of gain is linearly dependent on the number  $i$  of the unit circuits 3.

As a result, a wide variable range can be obtained.

Note that, even though the explanation of the

present embodiment was based on the circuit of Fig. 8, the foregoing configuration in which the decibel value of gain is linearly dependent on the number of unit circuits is also applicable to the circuits of Fig. 3 through Fig. 7, Fig. 10, Fig. 11, Fig. 13 through Fig. 22, and Fig. 26, which all use the switch control signal B.

A variable gain amplifier of a configuration underlying the foregoing embodiments includes: an amplifying transistor which amplifies an input signal; and a current path control section which controls a size of the amplifying transistor and a path of a current flow through the amplifying transistor.

It is preferable in the variable gain amplifier that the current path control section includes a current control transistor which controls a flow of a current through the amplifying transistor, and the variable gain amplifier further includes a plurality of unit circuits which are disposed parallel to one another, each having the amplifying transistor and the current control transistor, and are connected to one another through signal inputs and signal outputs of the unit circuits.

With this arrangement, by the control of the current control transistor, the current flow through

2025 RELEASE UNDER E.O. 14176

the amplifying transistor can be independently controlled. For example, a current flow into the amplifying transistor of one of the unit circuits can be cut off to disable the amplifying transistor of this unit circuit, so that the amplifying transistor does not contribute to amplification of the input signal. This enables a size of the amplifying transistor to be controlled per unit circuit.

In the variable gain amplifier, it is preferable that each unit circuit has a switch control circuit which switches levels of operation control voltages for the current control transistor. This arrangement is preferable because it allows for more accurate control of a size of the amplifying transistor and a current flow through the amplifying transistor of each unit circuit.

It is preferable in the variable gain amplifier that common operation control voltages are inputted to the switch control circuit of each unit circuit. This arrangement is preferable because it requires less number of operation control voltages, which makes it possible to more easily control a current flow through the amplifying transistor.

It is preferable that the variable gain amplifier includes a voltage generator which generates the

operation control voltages for each unit circuit based on a switch control signal which switches outputs of the switch control circuit. With this arrangement, the value of the operation control voltages can be varied according to the value of the switch control signal, so as to vary a size of the amplifying transistor and control an amount of current flow through the amplifying transistor more accurately.

It is also preferable that the operation control voltages are voltages of two levels: one cutting a current flow into the unit circuits; and the other allowing a current flow into the unit circuits. In this arrangement, when one operation control voltage cuts off a current flow and the amplifying transistor becomes smaller in size, the other operation control voltage can be controlled to maintain a constant current flow, by increasing the difference from the voltage level which cuts off the current flow. Thus, with this arrangement, a current flow can easily be controlled to hold it at a constant level.

It is preferable in the variable gain amplifier that the voltage generator varies the level of one of the operation control voltages according to the number of unit circuits with no current supply, so as to control a total amount of current flow through the

remaining unit circuits. With this arrangement, it is possible to more accurately control a current flow through the unit circuits in the variable gain amplifier as a whole.

It is preferable in the variable gain amplifier that the voltage generator generates the operation control voltages so as to control and maintain the total amount of current flow at a constant level. With this arrangement, a decrease of the gain can always be compensated for by an increase of the IIP3 in the variable gain amplifier made up of the unit circuits flowing a current.

In the variable gain amplifier of a basic configuration according to the present invention, it is preferable that the current path control section varies a size of the amplifying transistor, and controls and maintains a current flow through the amplifying transistor at a constant level. With this arrangement, the current flow is maintained constant regardless of the size of the amplifying transistor. Therefore, a decrease of the gain in response to a reduced size of the amplifying transistor is accompanied by an increase of the IIP3. As a result, the gain and IIP3 can be controlled with more accurately.

It is preferable in the variable gain amplifier

that the current path control section includes a current control transistor which controls a flow of a current through the amplifying transistor, and the variable gain amplifier includes: a plurality of unit circuits which are disposed parallel to one another and connected to one another through signal inputs and signal outputs of the unit circuits, each of the unit circuits including the amplifying transistor, the current control transistor, an auxiliary current control transistor which makes up a current mirror with the current control transistor, and a switch control circuit which switches levels of operation control voltages for the current control transistor and the auxiliary current control transistor; and a current source which supplies a constant current to the auxiliary current control transistor.

According to this arrangement, a constant current from the current source is flown into the auxiliary current control transistor, and the operation control voltage selected by the switch control circuit controls ON/OFF of the current control transistor and the auxiliary current control transistor which makes up a current mirror with the current control transistor. Thus, the constant current flown to the auxiliary current control transistor is also flown to the current

208320 10078807

control transistor, and as a result the same current is flown to the amplifying transistor. It is therefore possible to provide a variable gain amplifier in which the current control transistor and the auxiliary current control transistor can be realized by a simple MOS transistor structure to provide a circuit which can flow a constant current regardless of the size of the amplifying transistor. As a result, the variable gain amplifier can be provided at low cost.

It is preferable in the variable gain amplifier with the unit circuits that the amplifying transistor comprises an amplifying transistor differential pair. With this arrangement, the signals from the transistor differential pair become differential signals, which makes it possible to provide a circuit that is highly resistant to fluctuations of power voltage or ground voltage. As a result, a more reliable variable gain amplifier can be provided.

It is preferable in the variable gain amplifier with the unit circuits that the respective outputs of the unit circuits are connected to a power source via a load impedance. With this arrangement, the output current is converted to a voltage, thus realizing a variable gain amplifier of a voltage-input and voltage-output type.

2025 RELEASE UNDER E.O. 14176

It is preferable in the variable gain amplifier with the unit circuits includes: a transistor differential pair with a source which is connected to respective outputs of the unit circuits; and a load impedance which connects outputs of the transistor differential pair to a power source, wherein gates of transistors which make up the transistor differential pair receive oscillation signals which are 180° out of phase from each other. With this arrangement, a mixer with a variable gain control function can be realized. Consequently, the amplifier and the mixer, which are usually provided in a cascade connection, are integrated. This provides only one voltage/current conversion site at which linearity of the circuit deteriorates, thereby readily improving linearity of the circuit.

It is preferable that the variable gain amplifier includes: a first transistor differential pair and a second transistor differential pair, each being provided as the amplifying transistor differential pair, with differential outputs which are cross-connected to each other between the first transistor differential pair and the second transistor differential pair, the first transistor differential pair and the second transistor differential pair being

connected to a source via different sides of the differential outputs; and a load impedance which connects outputs of the first and second transistor differential pairs to a power source, wherein gates of transistors which make up the first transistor differential pair and the second transistor differential pair receive oscillation signals which are  $180^\circ$  out of phase from each other. With this arrangement, a mixer with a variable gain control function by means of differential transistors can be realized. Consequently, the amplifier and the mixer, which are usually provided in a cascade connection, are integrated. This provides only one voltage/current conversion site at which linearity of the circuit deteriorates, thereby readily improving linearity of the circuit.

Further, the variable gain amplifier with the amplifying transistor differential pairs may be adapted to include: a first transistor differential pair and a second transistor differential pair, each being provided as the amplifying transistor differential pair, with differential outputs which are cross-connected to each other between the first transistor differential pair and the second transistor differential pair, the first transistor differential

43007487007 208220 208220 208220 208220

pair and the second transistor differential pair being connected to a source via different sides of the differential outputs; a third transistor differential pair and a fourth transistor differential pair, each being provided as the amplifying transistor differential pair, with differential outputs which are cross-connected to each other between the third transistor differential pair and the fourth transistor differential pair, the third transistor differential pair and the fourth transistor differential pair being connected to a source via different sides of the differential outputs; and a load impedance which connects outputs of the first through fourth transistor differential pairs to a power source, wherein differential inputs of the first and second transistor differential pairs receive first oscillation signals which are  $180^\circ$  out of phase from each other, and differential inputs of the third and fourth transistor differential pairs receive a second oscillation signal which is  $90^\circ$  out of phase from the first oscillation signals.

With this arrangement, the first and second transistor differential pairs and the third and fourth transistor differential pairs output signal components which are  $90^\circ$  out of phase. This makes it possible to

realize a mixer with a variable gain control function, capable of outputting two different signal components. Consequently, the amplifier and the mixer, which are usually provided in a cascade connection, are integrated. This provides only one voltage/current conversion site at which linearity of the circuit deteriorates, thereby readily improving linearity of the circuit.

It is preferable that the variable gain amplifier with the unit circuits includes: a variable impedance current mirror circuit, in replacement of the current path control section, which is made up of a plurality of unit current mirror circuits which are disposed parallel to one another and connected to one another through current inputs and current outputs of the unit current mirror circuits, each of the unit current mirror circuits including a first transistor, a second transistor which is paired with the first transistor to make up a current mirror, and a switch circuit which switches levels of operation control voltages for the first and second transistors.

With this arrangement, when the size of the amplifying transistor is small, the variable impedance current mirror circuit increases the size of the current control transistor to provide a sufficient

2020201488907

current flow. This ensures that a sufficient amount of current is copied to the current control transistor from the auxiliary current control transistor. As a result, it is possible to prevent the current control transistor from operating in the linear region of its characteristics, thereby widening the operating range of the current control transistor.

It is preferable that the variable gain amplifier with the unit circuits (except for the variable gain amplifier provided with the current source which supplies a constant current to the auxiliary current control transistor) includes a current source which supplies a constant current to the current control transistor of each unit circuit. With this arrangement, the current through the amplifying transistor takes the current value of the current source, regardless of the ON/OFF state of the current control transistor (except for the case where all the current control transistors are OFF). Thus, when the size of the amplifying transistors is reduced in response to the increased number of OFF unit circuits under maintained constant current value of the current source, a decrease of the gain can be accompanied by an increase of the IIP3. Therefore, the gain and IIP3 can be readily controlled.

It is preferable in the variable gain amplifier

卷之三

with the switch control signal that the switch control signal takes a value of either 0 or 1 to activate or deactivate the current control transistor, and a channel width of the amplifying transistor satisfies

$$w_i = W_0 \times R^i - W_0 \times R^{(i-1)},$$

where  $R$  is a constant which satisfies

$$R = (W_k/W_0)^{1/k},$$

where  $w_i$  is a channel width of the amplifying transistor of the unit circuit which corresponds to the switch control signal of an ordinal number  $i$  (0, 1, 2, ...,  $k$ ; where  $k$  is an integer of not less than 0), and  $W_i$  is a channel width of  $i$  numbers of amplifying transistors whose gain is obtained when  $i$  is increased step-wise from 0 by the increment of 1 to increase the number of activated unit circuits according to the operation control voltage which was selected according to the switch control signal to activate the unit circuits.

According to this arrangement, in order to vary a size of the amplifying transistor, the switch control signals with ordinal numbers  $i$  of 0 to  $k$  are used to successively select the operation control voltage which activates the current control transistors. This brings about a step-wise increase of the number of activated current control transistors and thus the number of

corresponding unit circuits, thereby increasing the number of amplifying transistors, whose current flows are controlled by the activated current control transistors. The channel width  $W_i$  (sum channel width) of the amplifying transistors with the gain of  $i$  levels (all the amplifying transistors whose current flows are controlled by the activated current control transistors of  $i = 0$  to  $k$ ) is represented by the sum of channel widths  $w_i$  of the individual amplifying transistors, and the channel width  $w_i$  of the amplifying transistor is defined in such a manner that it is represented by a progression of differences of geometric progression  $W_0 \times R^i$  and geometric progression  $W_0 \times R^{(i-1)}$ , where constant  $R$  is a common ratio.

As a result, the sum channel width  $W_i$  becomes proportional to the power of constant  $R$  (see Equation (6) above). Further, the gain, which is determined by the number of activated amplifying transistors in response to conduction of the current control transistors, becomes proportional to the power of the sum channel width  $W_i$ . Therefore, the gain becomes linearly dependent on  $i$  in a decibel scale (logarithmic scale). As a result, a wide variable range can be obtained.

The invention being thus described, it will be

obvious that the same way may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.